1. Université Ahmed Draia-Adrar
  2. 08- MANIFESTATIONS SCIENTIFIQUES
  3. Portes ouvertes sur la recherche
Please use this identifier to cite or link to this item: https://dspace.univ-adrar.edu.dz/jspui/handle/123456789/3623
Title: Synthèse des circuits « ASIC » par le langage de description hardware « VHDL »
Authors: OULHADJ, Mohamed
Issue Date: 30-May-2013
Publisher: Université Ahmed Draia - ADRAR
URI: http://www.univ-adrar.dz/:8080/xmlui/handle/123456789/3623
Appears in Collections:Portes ouvertes sur la recherche

Files in This Item:
File Description SizeFormat 
Poster_template_JPOR aa.ppt825 kBMicrosoft PowerpointView/Open
Show full item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.